Name: Design and Implementation of a Low-Complexity Continuously Variable Digital Filter
Price: 10000.00 INR
Availability: InStock

Design and Implementation of a Low-Complexity Continuously Variable Digital Filter

Source : Verilog HDL

Base Paper Abstract:

Variable filters with adjustable bandwidth are vital components in diverse communication scenarios. This paper presents an innovative architecture for a continuously variable bandwidth filter using a fixed hardware. Our approach integrates a fixed finite impulse response filter between two arbitrary fractional delay filters implemented through a novel Farrow Equivalent-Newton structure. The proposed architecture provides a low-complexity implementation structure compared to the state-of-the-art approaches. A precise mapping equation for the edge frequencies of the filters generated from the proposed continuously variable bandwidth filter, in terms of a variable parameter called the resampling ratio, is also formulated. Validation experiments encompass the design of continuously variable bandwidth filters tailored to various wireless communication standards. The hardware utilisation report of the proposed continuously variable bandwidth filter obtained by synthesising the structure using Xilinx Vivado 2020.2 on a Kintex-7 device is also included, which proves the hardware complexity reduction and efficiency of the proposed structure.

List of the following materials will be included with the Downloaded Backup:

1. Source code ( Modelsim/ Xilinx/ Quartus/ DSCH3/ Microwind)

2. Existing and Proposed Project Comparison with output video

3. Basic Documentation (20 to 30 Pages):

3.1 Proposed Title

3.2 Proposed Abstract

3.3 Advantages & Disadvantages

3.4 Improvement of this Project

3.5 Existing System with Notes

3.6 Proposed System with Notes

3.7 Literature Survey

3.8 Software Related Notes

3.9 VLSI and HDL Language / Tanner Notes

3.10 References & Reference Paper for More Pages

4. Online Support ( Any Desk / Zoom / Google Meet)

Objective of this project:

To design a low-power continuously variable digital filter (CVBF) based on the Farrow-Equivalent-Newton (FEN) structure, capable of dynamically adjusting bandwidth with minimal hardware complexity.
To introduce a Reversible Array Multiplier constructed using Feynman and Fredkin gates, replacing conventional irreversible multipliers within the FEN-based fractional delay filter.
Implemented the designed low-power CVBF structure for ECG (Electrocardiogram) signal generation and filtering.
To reduce energy loss and heat dissipation by using reversible logic, which ensures information preservation and reduces switching activity during arithmetic operations.

Software Implementation:

Modelsim & Xilinx

” Thanks for Visit this project Pages – Buy It Soon “