Return to previous page

Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add