Return to previous page

Parallel architecture of power-of-two multipliers for FPGAs