Return to previous page

Design of a Scalable Low-Power 1-Bit Hybrid Full Adder for Fast Computation