Return to previous page

An Analytical Jitter Tolerance Model for DLL-Based Clock and Data Recovery Circuits