A Counter-Based Addition Circuit Design for Stochastic Computing
A Counter-Based Addition Circuit Design for Stochastic Computing
Abstract:
Stochastic computing (SC) encodes real values via probabilistic bitstreams, enabling complex arithmetic operations to be realized by simple logic gates. However, the requirement of longer bitstreams to ensure computing accuracy leads to higher latency, partially offsetting the low-complexity advantage of SC. To address this, this work utilizes a dynamic truncation method for stochastic bitstreams, and designs an energy-efficient counter-based addition circuit (CBAC) through effective bit recognition and correlation. Further, a tree-structured cascading architecture is then used to perform multi-input addition computing. Experi-mental results demonstrate that the proposed CBAC outperforms the state-of-the-art designs. For instance, a 16-input configuration achieves at least 75.9% reduction in mean square error (MSE) and a more than 43.1% reduction in area. When applied to poly-nomial computation and Gaussian filtering, the proposed archi-tecture exhibits superior accuracy and efficiency, delivering MSE reductions of at least 10.7% and area reductions exceeding 6.8%.
” Thanks for Visit this project Pages – Register This Project and Buy soon with Novelty “
A Counter-Based Addition Circuit Design for Stochastic Computing
