Proposed Title :

Memoization Based Sobel Edge Detection using Vivado HLS

Improvement of this Project:

• Implement this Architecture on Soble edge deteciton and Synthesis this design on VIVADO

Software implementation:

• Modelsim
• Xilinx 14.2

Proposed System:

The main aim of the Single image (SR) super-resolution is to generate (HR) high-resolution images from (LR) low-resolution  images.  This paper briefly presents a concept of real time super resolution method of FHD based image extended and scaling processor.  The super resolution system includes three blocks of operations.  The first is a low-frequency interpolation stage, where bicubic interpolation is used for reconstructing the low-frequency parts of HR images. The second stage generates high-frequency patches by choosing the highest related pre-trained regression function according to each HR low frequency patch. In the third stage, with the high-frequency information, the low-frequency image patches are enhanced and overlapped to construct the SR result. These operations for gaining a high-frequency result are applied to the Y-luminance channel only, while the high-resolution Cb and Cr channels are generated by bicubic interpolation. The proposed system generates the output image resolution of 1920 X 1080 (FHD) by the input of 800 X 800 image size. The proposed architecture performs an anchored neighborhood regression algorithm that generates a high-resolution image from a low-resolution image input using only numbers of line buffers.  Finally, super resolution technique is implemented in VHDL  and Synthesized in the XILINX VERTEX-5 FPGA and shown the comparison for power, area and delay reports.

” Thanks for Visit this project Pages – Buy It Soon “

Low Power FPGA Design Using Memoization Based Approximate Computing

“Buy VLSI Projects On On-Line”